Simplify board configuration following candlelight example
- Minimal defconfig like candlelight (only GPIO and CAN) - Remove SOC and clock configs that are auto-detected - Change vendor from 'ews' to 'others' like candlelight - Let Zephyr auto-configure SOC and clock settings
This commit is contained in:
@@ -1,5 +1,5 @@
|
|||||||
board:
|
board:
|
||||||
name: ews
|
name: ews
|
||||||
vendor: ews
|
vendor: others
|
||||||
socs:
|
socs:
|
||||||
- name: stm32g0b1xx
|
- name: stm32g0b1xx
|
||||||
@@ -1,20 +1,5 @@
|
|||||||
# EWS Board Configuration
|
# EWS Board Configuration
|
||||||
|
|
||||||
CONFIG_SOC_SERIES_STM32G0X=y
|
|
||||||
CONFIG_SOC_STM32G0B1XX=y
|
|
||||||
|
|
||||||
# Clock configuration - USB clock sync, no external crystal
|
|
||||||
CONFIG_CLOCK_CONTROL=y
|
|
||||||
CONFIG_CLOCK_STM32_HSI=y
|
|
||||||
CONFIG_CLOCK_STM32_PLL_SRC_HSI=y
|
|
||||||
CONFIG_CLOCK_STM32_PLL_M_DIVISOR=1
|
|
||||||
CONFIG_CLOCK_STM32_PLL_N_MULTIPLIER=8
|
|
||||||
CONFIG_CLOCK_STM32_PLL_Q_DIVISOR=2
|
|
||||||
CONFIG_CLOCK_STM32_PLL_R_DIVISOR=2
|
|
||||||
|
|
||||||
# USB 48MHz from PLL
|
|
||||||
CONFIG_CLOCK_STM32_PLL_Q_DIVISOR=2
|
|
||||||
|
|
||||||
# Enable GPIO
|
# Enable GPIO
|
||||||
CONFIG_GPIO=y
|
CONFIG_GPIO=y
|
||||||
|
|
||||||
|
|||||||
Reference in New Issue
Block a user